


Vishay Siliconix

N-Channel 80-V (D-S) MOSFET

PRODUCT SUMMARY				
V _{DS} (V)	r _{DS(on)} (Ω)	I _D (A)		
80	0.0165 at V _{GS} = 10 V	12.5		
	0.022 at V _{GS} = 6 V	10.9		




FEATURES

- TrenchFET[®] Power MOSFETS
- New Low Thermal Resistance PowerPAK[®] Package with Low 1.07 mm Profile
- PWM Optimized for Fast Switching
- 100 % R_g Tested

APPLICATIONS

• Primary Side Switch for DC/DC Applications



Ordering Information: Si7852DP-T1 Si7852DP-T1-E3 (Lead (Pb)-free)

ABSOLUTE MAXIMUM RATINGS	T _A = 25 °C, unles	ss otherwise no	oted		
Parameter		Symbol	10 s	Steady State	Unit
Drain-Source Voltage		V _{DS}	80		V
Gate-Source Voltage		V _{GS}	± 20		
Continuous Drain Current (T 150 °C) ^a	T _A = 25 °C	– I _D	12.5	7.6	
Continuous Drain Current (T _J = 150 °C) ^a	T _A = 70 °C		10.0	6.1	
Pulsed Drain Current		I _{DM}	50		А
Avalanche Current	L = 0.1 mH	I _{AS}	40		
Continuous Source Current (Diode Conduction) ^a		۱ _S	4.7	1.7	
Maximum Davier Diasis ational	T _A = 25 °C	– P _D	5.2	1.9	W
Maximum Power Dissipation ^a	T _A = 70 °C		3.3	1.2	vv
Operating Junction and Storage Temperature Range		T _J , T _{stg}	- 55 to 150		°C
Soldering Recommendations (Peak Temperature) ^{b,c}			260		

THERMAL RESISTANCE RATINGS						
Parameter		Symbol	Typical	Maximum	Unit	
	t ≤ 10 s	R _{thJA}	19	24	°C/W	
Maximum Junction-to-Ambient ^a	Steady State		52	65		
Maximum Junction-to-Case (Drain)	Steady State	R _{thJC}	1.5	1.8		

Notes:

a. Surface Mounted on 1" x 1" FR4 Board.

b. See Solder Profile (http://www.vishay.com/ppg?73257). The PowerPAK SO-8 is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed and is not required to ensure adequate bottom side solder interconnection.

c. Rework Conditions: manual soldering with a soldering iron is not recommended for leadless components.

* Pb containing terminations are not RoHS compliant, exemptions may apply.

COMPLIANT

Vishay Siliconix



Parameter	Symbol	Test Condition	Min.	Тур.	Max.	Unit
Static			•			
Gate Threshold Voltage	V _{GS(th)}	$V_{DS} = V_{GS}, I_D = 250 \ \mu A$	2.0			V
Gate-Body Leakage	I _{GSS}	$V_{DS} = 0 V, V_{GS} = \pm 20 V$			± 100	nA
Zero Gate Voltage Drain Current	I _{DSS}	$V_{DS} = 80 V, V_{GS} = 0 V$			1	- μΑ
		V_{DS} = 80 V, V_{GS} = 0 V, T_{J} = 55 °C			5	
On-State Drain Current ^a	I _{D(on)}	$V_{DS} \ge 5 \text{ V}, V_{GS} = 10 \text{ V}$	50			А
Drain-Source On-State Resistance ^a		$V_{GS} = 10 \text{ V}, I_D = 10 \text{ A}$		0.0135	0.0165	0
	r _{DS(on)}	$V_{GS} = 6.0 \text{ V}, I_D = 8.0 \text{ A}$		0.0175	0.022	Ω
Forward Transconductance ^a	9 _{fs}	$V_{DS} = 15 \text{ V}, I_{D} = 10 \text{ A}$		25		S
Diode Forward Voltage ^a	V _{SD}	$I_{S} = 2.8 \text{ A}, V_{GS} = 0 \text{ V}$		0.75	1.1	V
Dynamic ^b			•	•		
Total Gate Charge	Qg			34	41	nC
Gate-Source Charge	Q _{gs}	V_{DS} = 40 V, V_{GS} = 10 V, I_{D} = 10 A		7.5		
Gate-Drain Charge	Q _{gd}			11.0		
Gate Resistance	Rg		0.1	0.6	1	Ω
Turn-On Delay Time	t _{d(on)}			17	25	
Rise Time	t _r	V_{DD} = 40 V, R_L = 40 Ω		11	17	
Turn-Off Delay Time	$t_{d(off)}$ I _D \cong 1.0 A, V _{GEN} = 10 V, R _G = 6 Ω		40	60	ns	
Fall Time	t _f			31	45	
Source-Drain Reverse Recovery Time	t _{rr}	I _F = 2.8 A, di/dt = 100 A/μs		45	75	


Notes:


a. Pulse test; pulse width \leq 300 µs, duty cycle \leq 2 %.


b. Guaranteed by design, not subject to production testing.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted








Document Number: 71627 S-72691-Rev. D, 24-Dec-07


Si7852DP

Vishay Siliconix



TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted





Normalized Thermal Transient Impedance, Junction-to-Case

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see http://www.vishay.com/ppg?71627.



Vishay

Disclaimer

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.